WHAT IS CLAIMED IS

5

10

. 15

25

30

35

A semiconductor device, comprising:
 a substrate; and
 a multilayer interconnection structure
formed on said substrate,

said multilayer interconnection structure including: at least first and second interlayer insulation films provided on said substrate; and a guard ring pattern embedded in each of said first and second interlayer insulation films, said guard ring pattern extending along a periphery of said substrate,

wherein said guard ring pattern changes a direction thereof repeatedly and alternately in a plane parallel to said substrate,

said guard ring pattern including: a conductive wall extending in each of said first and second interlayer insulation films from a bottom principal surface thereof to a top principal surface thereof; and a conductive pattern making a contact with a top part of said conductive wall and having a principal surface coincident to said top principal surface of said interlayer insulation film, said conductive wall changing a direction thereof repeatedly and alternately in said plane in correspondence to said guard ring/pattern,

said/conductive wall in said first interlayer insulation film being offset with respect to said conductive wall in said second interlayer insulation film in a direction parallel to a principal surface of said substrate toward an interior of said substrate when viewed

pub 20

al dend

in a direction perpendicular to said principal surface of said substrate.

5

10

2. A semiconductor device as claimed in claim 1, wherein said guard ring pattern extends continuously along said periphery of said substrate.

15

3. A semiconductor device as claimed in claim 1, wherein said conductive pattern extends in the form of a straight line along a peripheral edge of said substrate.

20

4. A semiconductor device as claimed in claim 1, wherein said conductive pattern changes
25 a direction thereof repeatedly and alternately in said plane in correspondence to said conductive wall.

30

5. A semiconductor device as claimed in claim 1, wherein said conductive wall and conductive pattern comprises Cu.

35

350

6. A semiconductor device as claimed in claim 1, wherein said interlayer insulation film comprises a first insulation film that supports said conductive wall laterally and a second insulation film that supports said conductive pattern laterally.

10

A semiconductor device as claimed in claim 6, further comprising an etching stopper layer interposed between said first insulation film and said second insulation film.

15

forming a first groove in said interlayer insulation film to as to extend continuously along a periphery of said substrate;

forming a second groove in said interlayer insulation film such that said second groove extend continuously in said first groove;

depositing a conductive layer on said interlayer insulation film so as to fill said first and second grooves; and

removing a part of said conductive layer locating above said interlayer insulation film by a chemical mechanical polishing process, to form a guard ring pattern filling said first and second grooves,

wherein said step of forming said

25

30

35

2

second groove is conducted such that said second groove changes, in said first groove, a direction thereof alternately and repeatedly in a plane parallel to said substrate.

5

9. A method as claimed in claim 8, wherein said step of forming said first groove is conducted such that said first groove extends in a straight pattern along a peripheral edge of said substrate.

15

20

10. A method as claimed in claim 8, wherein said step of forming said first groove is conducted that said first groove changes a direction thereof alternately and repeatedly in said plane in correspondence to said second groove.

25

11. A method as claimed in claim 8, wherein said conductive layer is formed of Cu.

30

35

12. A method as claimed in claim 8, wherein said step of forming said interlayer insulation film comprises the steps of: depositing a first insulation film on said substrate; depositing an etching stopper layer on

said first insulation film; and depositing a second insulation film on said etching stopper layer, said step of forming said first groove comprises the step of: etching said first insulation film until said etching stopper layer is exposed, and wherein said step of forming said second groove comprises the step of etching said etching stopper layer and said second insulation film until said second groove reaches a bottom principal surface of said second insulation film.